Compiling process started (2024-01-29 10:53:45), please wait...
------------------------------------------------hil0------------------------------------------------
Compiling model for device with id 0
PWM Modulators scheduling completed.

Circuit is divided into 4 subcircuits.

Partial list of components in subcircuit (SPC) 0:
Vdc1
Lfb1
3ph_inverter 1

Partial list of components in subcircuit (SPC) 1:
3ph_inverter 2
Idc2
Lfb2

Partial list of components in subcircuit (SPC) 2:
E3
3ph_inverter 3
grid_contactor 3

Partial list of components in subcircuit (SPC) 3:
Rfc1
Ra1
Vgrid2_c

Communication lines scheduling completed.
Running Device specific hw utilization analysis:
Standard processing core utilization: 4 out of 4 100.0%
Machine solver utilization: 0 out of 0 0.0%
DC-DC converter solvers utilization: 0 out of 0 0.0%
Signal generator utilization: 6 out of 12 50.0%
Look up tables utilization: 3 out of 8 37.5%
PWM modulator utilization: 0 out of 12 0.0%
PWM analyzer utilization: 0 out of 0 0.0%
Parallel DTV Conv. Detectors utilization: 0 out of 0 0.0%
Running core0 specific hardware utilization analysis:
Power Electronics Converters utilization: 3 out of 3 100.0%
Contactor utilization: 1 out of 6 16.67%
TVE solvers utilization: 0 out of 16 0.0%
SP sources utilization: 0 out of 16 0.0%
Delayed controlled sources utilization: 0 out of 12 0.0%
Non-ideal switches utilization: 0 out of 0 0.0%
Running core1 specific hardware utilization analysis:
Power Electronics Converters utilization: 3 out of 3 100.0%
Contactor utilization: 1 out of 6 16.67%
TVE solvers utilization: 0 out of 16 0.0%
SP sources utilization: 0 out of 16 0.0%
Delayed controlled sources utilization: 0 out of 12 0.0%
Non-ideal switches utilization: 0 out of 0 0.0%
Running core2 specific hardware utilization analysis:
Power Electronics Converters utilization: 3 out of 3 100.0%
Contactor utilization: 1 out of 6 16.67%
TVE solvers utilization: 0 out of 16 0.0%
SP sources utilization: 0 out of 16 0.0%
Delayed controlled sources utilization: 0 out of 12 0.0%
Non-ideal switches utilization: 0 out of 0 0.0%
Running core3 specific hardware utilization analysis:
Power Electronics Converters utilization: 0 out of 3 0.0%
Contactor utilization: 2 out of 6 33.33%
TVE solvers utilization: 0 out of 16 0.0%
SP sources utilization: 0 out of 16 0.0%
Delayed controlled sources utilization: 0 out of 12 0.0%
Non-ideal switches utilization: 0 out of 0 0.0%
Forward voltage drop unit scheduling completed.
Forward voltage drop unit scheduling completed.
Forward voltage drop unit scheduling completed.
Forward voltage drop unit scheduling completed.
Machine losses calculation scheduling completed.
Calculating continuous state space matrices for core0...
Calculating continuous state space matrices for core1...
Calculating continuous state space matrices for core2...
Calculating continuous state space matrices for core3...
Discretization of state space matrices...
Simulation step set to 2e-06 s
Scaled discretization step set to 2e-06 s
Report bad ff measurements:
There aren't bad ff measurements.
Simulation step set to 2e-06 s
Scaled discretization step set to 2e-06 s
Report bad ff measurements:
There aren't bad ff measurements.
Simulation step set to 2e-06 s
Scaled discretization step set to 2e-06 s
Report bad ff measurements:
There aren't bad ff measurements.
Simulation step set to 2e-06 s
Scaled discretization step set to 2e-06 s
Report bad ff measurements:
There aren't bad ff measurements.
Memory utilization analysis...
Matrix memory utilization of core0 is 25.05%
Matrix memory utilization of core1 is 25.05%
Matrix memory utilization of core2 is 25.05%
Matrix memory utilization of core3 is 10.13%
Timing constraint analysis...
Time slot utilization of core0 is 12.32%
Time slot utilization of core1 is 12.32%
Time slot utilization of core2 is 12.32%
Time slot utilization of core3 is 24.82%
Time slot utilization of other functional units is 10.18%
Timing constraints met!
Losses calculation scheduling completed.
Machine dynamic model scheduling completed.
Writing device configuration files...
Electrical part of compiler successfully finished.
Starting code generation for system 0 CPU
Signal processing IO variables utilization: 0 out of 4194304
Signal processing Probes utilization: 5 out of 1024
Signal processing Digital Probes utilization: 0 out of 512
Signal processing tunable parameters utilization: 0 out of 0
C code generated successfully!
Starting compilation of generated C code...
Total utilization of the internal memory: 1080 out of 16384 kB (6.59%)
Code segment size: 41 out of 16384 kB (0.26%)
Data segment size: 1038 out of 16384 kB (6.34%)
C code compilation was successful!
Starting code generation for user 0 CPU
Signal processing IO variables utilization: 0 out of 4194304
Signal processing Probes utilization: 4 out of 1019
Signal processing Digital Probes utilization: 0 out of 512
Signal processing tunable parameters utilization: 0 out of 4194304
C code generated successfully!
Starting compilation of generated C code...
Total utilization of the external memory: 1078 out of 16384 kB (6.58%)
Code segment size: 40 out of 16384 kB (0.25%)
Data segment size: 1037 out of 16384 kB (6.34%)
C code compilation was successful!
Compiling model for device with id 0 finished successfully
----------------------------------------------------------------------------------------------------
Compilation finished successfully.
Compiling process finished.